
PDI Description
III-90 Slave Controller – IP Core for Xilinx FPGAs
SPI_SEL
SPI_CLK
mode 0
SPI_CLK
mode 2
SPI_CLK
mode 3
SPI_CLK
mode 1
SPI_DO (MISO)
late sample, mode 1/3
SPI_DO (MISO)
late sample, mode 0/2
SPI_DO (MISO)
normal sample, mode 1/3
SPI_DO (MISO)
normal sample, mode 0/2
A
12
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
SPI_DI (MOSI)
I0
7
I0
6
I0
5
I0
4
I0
3
I0
2
I0
1
I0
0
I1
7
I1
6
I1
5
I1
4
I1
3
I1
2
I1
1
Status
I0
6
I0
5
I0
4
I0
3
I0
2
I0
1
I0
0
I1
7
I1
6
I1
5
I1
4
I1
3
I1
2
I1
1
I0
7
I0
6
I0
5
I0
4
I0
3
I0
2
I0
1
I0
0
I1
7
I1
6
I1
5
I1
4
I1
3
I1
2
I1
1
I0
7
Status
I0
6
I0
5
I0
4
I0
3
I0
2
I0
1
I1
7
I1
6
I1
5
I1
4
I1
3
I1
2
I1
1
A
12
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
SPI_DI (MOSI)
t
SEL_to_CLK
t
CLK
t
CLK
t
SEL_to_DO_valid
t
SEL_to_CLK
SPI mode 1/3 SPI mode 0/2
Address/Command Byte 0 Address/Command Byte 1 Data Byte 0
D0
7
D0
6
D0
5
D0
4
D0
3
D0
2
D0
1
D0
0
I1
0
D0
7
D0
6
D0
5
D0
4
D0
3
D0
2
D0
1
D0
0
I1
0
I1
0
A
12
A
11
I0
7
I0
6
I0
6
I0
7
I0
6
I0
7
Status
I0
6
A
12
A
11
Next access
t
access_delay
t
CLK_to_SEL
t
CLK_to_SEL
t
SEL_to_DO_invalid
C0
2
C0
1
C0
0
C0
2
C0
1
C0
0
I0
0
I1
0
I0
7
Status
I0
7
Status
Status
Figure
44: SPI write access (2 byte add
ressing, 1 byte write data)
Kommentare zu diesen Handbüchern