
PDI Description
Slave Controller – IP Core for Xilinx FPGAs III-121
10.5 AXI4/AXI4 LITE On-Chip Bus
10.5.1 Interface
The AXI4 Slave PDI is selected during the IP Core configuration. The signals of the AXI4 interface
are
:
EtherCAT
IP core
CLK_PDI_EXT
Read address
channel
Read data
channel
Write address
channel
Write data
channel
Write response
channel
IRQ_MAIN
IRQ_DC_SYNC0/1
Figure 60: AXI4 signals
Table 61: AXI4 LITE signals
PDI_AXI_WDATA
[PDI_EXT_BUS_WIDTH-1:0]
PDI_AXI_WSTRB
[PDI_EXT_BUS_WIDTH/8-1:0]
The prefix `PDI_AXI_` or is added to the AXI interface signals for the IP Core interface.
Kommentare zu diesen Handbüchern