
IP Core Signals
Slave Controller – IP Core for Xilinx FPGAs III-75
Table 33: PLB PDI additional signals of XPS/EDK pcores
Numer of SyncManagers
(0-8)
Size of Process Data RAM
(0/1/2/4/8/16/32/60)
0: enable output driver for
PROM_CLK_O
1: disable output driver for
PROM_CLK_O
Equals
NOT(PROM_DATA_ENA)
Equals
NOT(MDIO_DATA_ENA)
NOTE: The PROM_CLK/PROM_DATA/MDIO signals with suffix _I/_O/_T are duplicates of the general tristate
signals _IN/_OUT/_ENA of PROM_CLK/PROM_DATA/MDIO_DATA. They are introduced because XPS expects
the suffixes _I/_O/_T for tristate drivers. Use either all _IN/_OUT_ENA signals or all _I/_O/_T signals. Connect
unused inputs to ‘0’ (they have in internal logic OR).
Kommentare zu diesen Handbüchern